Features

- One of a Family of Devices with User Memory of 1 Kbit to 64 Kbits
- Contactless 13.56 MHz RF Communications Interface
  - ISO/IEC 14443-2:2001 Type B Compliant
  - ISO/IEC 14443-3:2001 Type B Compliant Anticollision Protocol
  - Command Set Optimized for Multicard RF Communications
  - Tolerant of Type A Signaling for Multiprotocol Applications
- Integrated 82 pF Tuning Capacitor
- User EEPROM Memory
  - 32 Kbits Configured as Sixteen 256-byte (2-Kbit) User Zones
  - Byte, Page, and Partial Page Write Modes
  - Self-timed Write Cycle
- 256-byte (2-Kbit) Configuration Zone
  - User-programmable Application Family Identifier (AFI)
  - User-defined Anticollision Polling Response
  - User-defined Keys and Passwords
- High-Security Features
  - 64-bit Mutual Authentication Protocol (under license of ELVA)
  - Encrypted Checksum
  - Stream Encryption
  - Four Key Sets for Authentication and Encryption
  - Eight Sets of Two 24-bit Passwords
  - Password and Authentication Attempts Counters
  - Selectable Access Rights by Zone
  - Antitearing Function
  - Tamper Sensors
- High Reliability
  - Endurance: 100,000 Write Cycles
  - Data Retention: 10 Years
  - Operating Temperature: −40°C to +85°C

Description

The CryptoRF® family integrates a 13.56 MHz RF interface into a CryptoMemory®, resulting in a contactless smart card with advanced security and cryptographic features. This device is optimized as a contactless secure memory, for RF smart cards, and secure data storage, without the requirement of an internal microprocessor.

For communications, the RF interface utilizes the ISO/IEC 14443-2 and -3 Type B bit timing and signal modulation schemes, and the ISO/IEC 14443-3 Slot-MARKER Anticollision Protocol. Data is exchanged half duplex at a 106-kbit/s rate, with a two-byte CRC_B providing error detection capability. The maximum communication range between the reader antenna and contactless card is approximately 10 cm when used with an RFID reader that transmits the maximum ISO/IEC 14443-2 RF power level. The RF interface powers the other circuits; no battery is required. Full compliance with the ISO/IEC 14443-2 and -3 standards results in anticollision interoperability with the AT88RF020 2-Kbit RFID EEPROM product and provides both a proven RF communication interface and a robust anticollision protocol.

The AT88SC3216CRF contains 32 Kbits of user memory and 2 Kbits of configuration memory. The 2 Kbits of configuration memory contain eight sets of read/write passwords, four crypto key sets, security access registers for each user zone, and password/key registers for each zone.

The CryptoRF command set is optimized for a multicard RF communications environment. A programmable AFI register allows this IC to be used in numerous applications in the same geographic area with seamless discrimination of cards assigned to a particular application during the anticollision process.

Note: This is a summary document. A complete document is available under NDA. For more information, please contact your local Atmel sales office.
Block Diagram

Figure 1. Block Diagram

RF Interface

- AC1
- C
- AC2

- Over Voltage Clamp
- Modulator
- Receiver
- Regulator
- VSS
- VDD

Command and Response

EEPROM

Data Transfer

- Password Verification
- Anticollision
- Random Number Generator

Authentication Encryption and Certification Unit

Frame Formatting and Error Detection Interface

Clock Extraction

Data Extraction
Communications

All personalization and communication with this device is performed through the RF interface. The IC includes an integrated tuning capacitor, enabling it to operate with only the addition of a single external coil antenna.

The RF communications interface is fully compliant with the electrical signaling and RF power specifications in ISO/IEC 14443-2:2001 for Type B only. Anticollision operation and frame formatting are compliant with ISO/IEC 14443-3:2001 for Type B only.

ISO/IEC 14443 nomenclature is used in this specification where applicable. The following abbreviations are utilized throughout this document. Additional terms are defined in the section in which they are used.

- **PCD** – Proximity Coupling Device: the reader/writer and antenna
- **PICC** – Proximity Integrated Circuit Card: the tag/card containing the IC and antenna
- **RFU** – Reserved for Future Use: any feature, memory location, or bit that is held as reserved for future use
- **$ xx** – Hexadecimal Number: denotes a hex number “xx” (Most Significant Bit on left)

Anticollision Protocol

When the PICC enters the 13.56 MHz RF field of the host reader (PCD), it performs a power on reset (POR) function and waits silently for a valid Type B polling command. The CryptoRF PICC processes the antitearing registers as part of the POR process.

The PCD initiates the anticollision process by issuing an REQB or WUPB command. The WUPB command activates any card (PICC) in the field with a matching AFI code. The REQB command performs the same function but does not affect a PICC in the Halt state. The CryptoRF command set is available only after the anticollision process has been completed.

CRC Error Detection

A two-byte CRC_B is required in each frame transmitted by the PICC or PCD to permit transmission error detection. The CRC_B is calculated on all of the command and data bytes in the frame. The SOF, EOF, start bits, stop bits, and EGT are not included in the CRC_B calculation. The two-byte CRC_B follows the data bytes in the frame.

![Figure 2. Location of the Two CRC_B Bytes within a Frame](image)

Type A Tolerance

The RF Interface is designed for use in multiprotocol applications. It will not latch or lock up if exposed to Type A signals and will not respond to them. The PICC may reset in the presence of Type A field modulation but is not damaged by exposure to Type A signals.
User Memory

The EEPROM user memory is divided into 16 user zones as shown in the memory map in Table 1. Multiple zones allow for different types of data or files to be stored in different zones. Access to the user zones is allowed only after security requirements have been met. These security requirements are defined by the user in the configuration memory during personalization of the device. The EEPROM memory page length is 32 bytes.

Table 1. Memory Map

<table>
<thead>
<tr>
<th>Zone</th>
<th>$0</th>
<th>$1</th>
<th>$2</th>
<th>$3</th>
<th>$4</th>
<th>$5</th>
<th>$6</th>
<th>$7</th>
</tr>
</thead>
<tbody>
<tr>
<td>User 0</td>
<td>$00</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>256 Bytes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>User 1</td>
<td>$00</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>User 14</td>
<td>$00</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>User 15</td>
<td>$00</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>256 Bytes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Configuration Memory

The configuration memory consists of 2048 bits of EEPROM memory used for storing system data, passwords, keys, codes, and security-level definitions for each user zone. Access rights to the configuration zone are defined in the control logic and may not be altered by the user. These access rights include the ability to program certain portions of the configuration memory and then lock the data written through use of the security fuses.

Security Fuses

There are three fuses on the device that must be blown during the device personalization process. Each fuse locks certain portions of the configuration memory as OTP memory. Fuses are designated for the module manufacturer, card manufacturer and card issuer and must be blown in sequence.
Communication Security

Communication between the PICC and reader operates in three basic modes. Standard mode is the default mode for the device after power-up and anticollision. Authentication mode is activated by a successful authentication sequence. Encryption mode is activated by a successful encryption activation, following a successful authentication.

**Table 2. Configuration Security Modes**

<table>
<thead>
<tr>
<th>Mode</th>
<th>User Data</th>
<th>Passwords</th>
<th>Data Integrity Check</th>
</tr>
</thead>
<tbody>
<tr>
<td>Standard</td>
<td>clear</td>
<td>clear</td>
<td>MDC(1)</td>
</tr>
<tr>
<td>Authentication</td>
<td>clear</td>
<td>encrypted</td>
<td>MAC(2)</td>
</tr>
<tr>
<td>Encryption</td>
<td>encrypted</td>
<td>encrypted</td>
<td>MAC(2)</td>
</tr>
</tbody>
</table>


**Security Methodology**

![Security Methodology](image)

**Memory Access**

Depending on the device configuration, the host will carry out the authentication protocol and/or present different passwords for each operation: read or write. A bidirectional secure checksum may be used to certify data authenticity. To insure security between the different user zones (multiapplication card), each zone can use a different set of passwords. A specific attempts counter for each password and for the authentication provides protection against systematic attacks.
Security Operations

Antitearing

In the event of a power loss during a write cycle, the integrity of the device’s stored data may be recovered. This function is optional: the host may choose to activate the antitearing function depending on application requirements. When antitearing is active, write commands take longer to execute since more write cycles are required to complete them. Data writes are limited to 8-byte pages when antitearing is active.

Data is written first to a buffer zone in EEPROM instead of to the intended destination address, but with the same access conditions. The data is then written to the required location. If this second write cycle is interrupted due to a power loss, the device will automatically recover the data from the buffer zone at the next power-up.

Password Verification

Passwords may be used to protect user zone read and/or write access. When a password is presented using the Check Password command, it is memorized and active until power is removed unless a new password is presented or a valid DESELECT or IDLE command is received. Only one password is active at a time, but write passwords also give read access.

Authentication Protocol

The access to a user zone may be protected by an authentication protocol in addition to password dependent rights. Passwords are encrypted in authorization mode.

The authentication success is memorized and active as long as the chip is powered, unless a new authentication is initialized or a valid DESELECT or IDLE command is received. If the new authentication request is not validated, the card loses its previous authentication and it must be presented again. Only the last request is memorized.

Encryption

The data exchanged between the card and the reader during Read, Write, and Check Password commands may be encrypted to ensure data confidentiality.

The issuer may choose to protect the access to a user zone with an encryption key by settings made in the configuration memory. In that case, activation of the encryption mode is required in order to read/write data in the zone.

The encryption activation success is memorized and active as long as the chip is powered, unless a new initialization is initiated or a valid DESELECT or IDLE command is received. If the new encryption activation request is not validated, the card will no longer encrypt data during read operations nor will it decrypt data received during write or Check Password operations.

Checksum

The PICC implements a data validity check function in the form of a checksum. The checksum may function in standard or cryptographic mode. In the standard mode, the checksum is optional and may be used for transmission error detection. The cryptographic mode is more powerful since it provides data origin authentication capability in the form of a Message Authentication Code (MAC). To write data to the device, the host is required to compute a valid MAC and provide it to the device. If after an incoming command the device computes a MAC different from the MAC transmitted by the host, not only is the command abandoned but the cryptographic mode is also reset. A new authentication is required to reactivate the cryptographic mode.

Initial Device Programming

CryptoRF is delivered with all security features disabled. To program the polling response or enable the security features of CryptoRF the device must be personalized by programming several registers. This is accomplished by programming the configuration memory using simple write and read commands.
Transport Password

To gain access to the configuration memory, a transport password known as the secure code must be presented using the Check Password command. The secure code for AT88SC3216CRF is $60 78 AF.

Tuning Capacitance

The capacitance between the coil pins AC1 and AC2 is 82 pF nominal and may vary ±10% over temperature and process variation.

Reliability

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write endurance</td>
<td>100,000</td>
<td></td>
<td></td>
<td>Write Cycles</td>
</tr>
<tr>
<td>Data retention</td>
<td>10</td>
<td></td>
<td></td>
<td>Years</td>
</tr>
</tbody>
</table>

Mechanical

Engineering Samples

<table>
<thead>
<tr>
<th>Sample Code</th>
<th>Sample Description</th>
<th>Maximum Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>AT88SC3216CRF-MR1</td>
<td>R Module, 82 pF, on 35 mm tape</td>
<td></td>
</tr>
<tr>
<td>AT88SC3216CRF-L01B</td>
<td>RF Smart Card, ID-1 size, PVC</td>
<td>8–10 cm</td>
</tr>
<tr>
<td>AT88SC3216CRF-MU1</td>
<td>RFID Tag, 17 mm diameter, on 35 mm tape</td>
<td>1–3 cm</td>
</tr>
<tr>
<td>AT88SC3216CRF-MS1</td>
<td>RFID Tag, 10 x 20 mm size, on 35 mm tape</td>
<td>10–15 mm</td>
</tr>
</tbody>
</table>
Ordering Information

<table>
<thead>
<tr>
<th>Ordering Code</th>
<th>Package</th>
<th>Tuning Capacitor</th>
<th>Temperature Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>AT88SC3216CRF-MR1</td>
<td>R Module</td>
<td>82 pF</td>
<td>Commercial (0°C to 70°C)</td>
</tr>
<tr>
<td>AT88SC3216CRF-WA1</td>
<td>6 mil wafer, 150 mm diameter</td>
<td>82 pF</td>
<td>Industrial (−40°C to 85°C)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Package Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>R Module</td>
<td>2- lead RF Smart Card Module, XOA2 style, RoHS compliant</td>
</tr>
</tbody>
</table>

Packaging Information

Ordering Code: AT88SCxxxxCRF-MR1

Module Size: **M5**
Dimension: 5.06 x 8.00 [mm]
Glob Top: Square - 4.8 x 5.1 [mm]
Thickness: 0.38 [mm]
Pitch: 9.5 [mm]